

FORM PTO-1390 (Modified)
(REV 11-2000)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

L9289.01135

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR

09/830991

INTERNATIONAL APPLICATION NO.

IP PCT/JP00/06243

INTERNATIONAL FILING DATE

September 13, 2000

PRIORITY DATE CLAIMED

September 13, 1999

TITLE OF INVENTION

OFDM COMMUNICATION APPARATUS AND DETECTION METHOD

APPLICANT(S) FOR DO/EO/US

Naichi IMURA

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (24) indicated below.
4. ☐ The US has been elected by the expiration of 19 months from the priority date (Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371 (c) (2))
 - a. ☐ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☒ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. ☒ is attached hereto.
 - b. ☐ has been previously submitted under 35 U.S.C. 154(d)(4).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371 (c)(3))
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).
10. ☐ An English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).
11. ☐ A copy of the International Preliminary Examination Report (PCT/IPEA/409).
12. ☒ A copy of the International Search Report (PCT/ISA/210).

Items 13 to 20 below concern document(s) or information included:

13. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
14. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
15. ☐ A **FIRST** preliminary amendment.
16. ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
17. ☐ A substitute specification.
18. ☐ A change of power of attorney and/or address letter.
19. ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.
20. ☐ A second copy of the published international application under 35 U.S.C. 154(d)(4).
21. ☐ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).
22. ☐ Certificate of Mailing by Express Mail
23. ☐ Other items or information:

U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR 1.53) <div style="font-size: 2em; font-weight: bold; margin-top: 5px;">09/830991</div>	INTERNATIONAL APPLICATION NO. PCT/JP00/06243	ATTORNEY'S DOCKET NUMBER L9289.01135
--	---	---


24. The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :				CALCULATIONS PTO USE ONLY	
<input type="checkbox"/> Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO		\$1000.00			
<input checked="" type="checkbox"/> International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO		\$860.00			
<input type="checkbox"/> International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO		\$710.00			
<input type="checkbox"/> International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4)		\$690.00			
<input type="checkbox"/> International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4)		\$100.00			
ENTER APPROPRIATE BASIC FEE AMOUNT =			\$860.00		
Surcharge of \$130.00 for furnishing the oath or declaration later than months from the earliest claimed priority date (37 CFR 1.492 (e)). <input type="checkbox"/> 20 <input type="checkbox"/> 30			\$0.00		
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE		
Total claims	11 - 20 =	0	x \$18.00	\$0.00	
Independent claims	4 - 3 =	1	x \$80.00	\$80.00	
Multiple Dependent Claims (check if applicable).			<input type="checkbox"/>	\$0.00	
TOTAL OF ABOVE CALCULATIONS =				\$940.00	
<input type="checkbox"/> Applicant claims small entity status. (See 37 CFR 1.27). The fees indicated above are reduced by 1/2.				\$0.00	
SUBTOTAL =				\$940.00	
Processing fee of \$130.00 for furnishing the English translation later than months from the earliest claimed priority date (37 CFR 1.492 (f)). <input type="checkbox"/> 20 <input type="checkbox"/> 30				\$0.00	
TOTAL NATIONAL FEE =				\$940.00	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31) (check if applicable).			<input checked="" type="checkbox"/>	\$40.00	
TOTAL FEES ENCLOSED =				\$980.00	
				Amount to be:	
				refunded	\$
				charged	\$

- a. ☒ A check in the amount of \$980.00 to cover the above fees is enclosed.
- b. ☐ Please charge my Deposit Account No. _____ in the amount of _____ to cover the above fees. A duplicate copy of this sheet is enclosed.
- c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 19-4375 A duplicate copy of this sheet is enclosed.
- d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. **Credit card information should not be included on this form.** Provide credit card information and authorization on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

James E. Ledbetter, Esq.
 Stevens, Davis, Miller & Mosher, LLP
 1615 L Street, NW, Suite 850
 Washington, DC 20036
 Tel: (202) 785-0100
 Fax: (202) 408-5200


 SIGNATURE
 James E. Ledbetter
 NAME
 28,732
 REGISTRATION NUMBER
 May 3, 2001
 DATE

DESCRIPTION

OFDM COMMUNICATION APPARATUS AND DETECTION METHOD

5 Technical Field

The present invention relates to an OFDM communication apparatus and detection method used in a digital radio communication system.

10 Background Art

A main factor of deterioration of transmission characteristics of surface waves along a transmission path is currently multi-path interference. An OFDM (Orthogonal Frequency Division Multiplexing) transmission system resistant to this multi-path interference is becoming a focus of attention in recent years. This OFDM transmission system is a system of multiplexing a multitude (several tens to several hundreds) of mutually orthogonal digital modulated waves in a certain signal section.

A conventional OFDM communication apparatus performs time-frequency conversion on a reception signal through an FFT circuit, carries out a complex multiplication of pilot symbols contained in the reception signal with known signals, and thereby obtains a channel estimation value. Then, the conventional OFDM communication apparatus carries out a complex multiplication of the channel estimation value with

T09050" T660E860

information OFDM symbols, and thereby compensates the information OFDM symbols for propagation distortion. Then, the OFDM symbols compensated for propagation distortion are subjected to error correction by an error correction circuit to obtain an information bit string, which is reception data.

When long information is transmitted by the conventional OFDM communication apparatus above, as shown in FIG.1, channel estimation pilot symbols (hatching area) are inserted at predetermined intervals in information OFDM symbols to follow variations in momentarily changing propagation path characteristics. That is, as shown in FIG.2, the conventional OFDM communication apparatus compensates information OFDM symbols 1 to n using a channel estimation value obtained with pilot symbol A and compensates information OFDM symbols n+1 to 2n using a channel estimation value obtained with pilot symbol B.

However, in the case where such long information is transmitted, it is necessary to frequently insert known signals such as pilot symbols in order to follow time-variations of the propagation path characteristic. Thus, the conventional OFDM communication apparatus has a problem that the transmission efficiency decreases when long information is transmitted.

To solve such a problem, the present inventor previously proposed an OFDM communication apparatus and channel estimation method that would adaptively perform

channel estimations using a decision value of the reception signal as a known signal. This makes it possible to maintain a low error rate by adaptively following time-variations of the transmission path characteristics without reducing the transmission efficiency even when long information is sent and there are great time-variations in the propagation path characteristic.

However, with the OFDM communication apparatus and channel estimation method above previously proposed by the present inventor may have problems as shown below when a residual phase error exists. The "residual phase error" refers to a phase error due to a frequency offset that has escaped being compensated by carrier frequency offset compensation and phase noise of a frequency synthesizer.

That is, the OFDM communication apparatus and channel estimation previously proposed by the present inventor adaptively updates a channel estimation value using a signal obtained by re-coding the reception signal subjected to error correction or a signal obtained by applying a hard decision to the reception signal compensated for propagation distortion and at the same time compensates for a residual phase error. However, since the amount of time variation of the residual phase error is greater than the amount of time variation of the phase error due to a variation of the propagation path characteristic, it is necessary to compensate for

the residual phase error only using a newly estimated channel estimation value in order to adaptively update the channel estimation value and at the same time estimate/compensate the residual phase error.

5 However, when the residual phase error is compensated only using the newly estimated channel estimation value, the error of the channel estimation value will increase in the case where there is an error in the error-corrected information bit or hard-decided
10 information symbol. Furthermore, compensating for the residual phase error by only using the newly estimated channel estimation value will make it impossible to ignore an estimation error due to disturbance such as additive noise. Therefore, preventing deterioration of
15 the reception characteristic will require the channel estimation value to be updated using past information.

 However, in the case where compensation of propagation distortion using the past channel estimation value is followed by estimation/compensation of the
20 residual phase error using a pilot carrier, it may be impossible to follow phase variations due to a residual phase error with rapid time variations, advancing a phase rotation too far to estimate the residual phase error.

 Furthermore, when there is a large error of
25 compensation for propagation distortion by a pilot carrier, the phase variation of the pilot carrier may be added to the residual phase error to be estimated. If the residual phase error is estimated/compensated

under this condition, the amount of phase variation of the pilot carrier varies from one subcarrier to another, generating an error in the estimation value of the residual phase error and causing deterioration of the reception characteristic.

Disclosure of Invention

It is an object of the present invention to provide an OFDM communication apparatus and detection method capable of improving the reception characteristic without reducing the transmission efficiency even when there is a great time variation of the propagation path characteristic by adaptively following the time variation of the propagation path characteristic, and improving the reception characteristic without reducing the transmission efficiency even when there is a residual phase error by adaptively following the time variation of the residual phase error.

In order to attain the above object, the present invention estimates/compensates for the residual phase error before carrying out channel estimation and propagation distortion compensation. That is, the present invention carries out a channel estimation using a signal stripped of the residual phase error. Furthermore, the present invention compensates for the residual phase error, which is a variation common to subcarriers included in the reception signal independently of propagation distortion, which is a

Embodiment 1 of the present invention;

FIG.7 is a block diagram showing another internal configuration of the residual phase error compensation circuit of the OFDM communication apparatus according to Embodiment 1 of the present invention;

FIG.8 is a block diagram showing a configuration of an OFDM communication apparatus according to Embodiment 2 of the present invention;

FIG.9 is a block diagram showing an internal configuration of a residual phase error compensation circuit of the OFDM communication apparatus according to Embodiment 2 of the present invention;

FIG.10 is a block diagram showing an internal configuration of a residual phase error compensation circuit of an OFDM communication apparatus according to Embodiment 3 of the present invention;

FIG.11 is a block diagram showing an internal configuration of a residual phase error compensation circuit of an OFDM communication apparatus according to Embodiment 4 of the present invention;

FIG.12 is a block diagram showing an internal configuration of a residual phase error compensation circuit of an OFDM communication apparatus according to Embodiment 5 of the present invention;

FIG.13 is a block diagram showing a configuration of an OFDM communication apparatus according to Embodiment 6 of the present invention;

FIG.14 is a block diagram showing an internal

09830991-050301
T05050 T660360

configuration of a residual phase error estimation circuit of the OFDM communication apparatus according to Embodiment 6 of the present invention;

FIG.15 is a block diagram showing a configuration of an OFDM communication apparatus according to Embodiment 7 of the present invention;

FIG.16 is a block diagram showing an internal configuration of a phase noise compensation circuit of the OFDM communication apparatus according to Embodiment 7 of the present invention; and

FIG.17 is a block diagram showing a configuration of an OFDM communication apparatus according to Embodiment 8 of the present invention.

Best Mode for Carrying out the Invention

With reference now to the attached drawings, embodiments of the present invention will be explained in detail below.

(Embodiment 1)

FIG.3 is a block diagram showing a configuration of an OFDM communication apparatus according to Embodiment 1 of the present invention.

An OFDM signal received via antenna 101 is subjected to radio reception processing by radio reception circuit 102 and becomes a baseband signal. This baseband signal is subjected to quasi-coherent detection processing by a coherent detector in radio reception circuit 102, stripped of an unnecessary frequency component by a

low-pass filter and A/D-converted by an A/D converter.
As a result of coherent detection processing, the
reception signal is divided into an in-phase component
and quadrature component, but these are only expressed
5 as one signal route in the drawing.

This baseband signal is subjected to an FFT (Fast
Fourier Transform) calculation by FFT circuit 103.
Through this FFT calculation, signals assigned to
different subcarriers are obtained. The signal
10 subjected to the FFT calculation by FFT section 103 is
sent to residual phase error compensation circuit 104.
Residual phase error compensation circuit 104 estimates
a residual phase error by carrying out differential
detection using pilot symbols included in the reception
15 OFDM signal and consecutively sent. Furthermore,
residual phase error compensation circuit 104
compensates for the residual phase error for pilot
symbols and all subcarriers of information OFDM symbols
from pilot symbols onward based on the estimated residual
20 phase error.

The signal compensated for the residual phase error
is sent to propagation path distortion compensation
circuit 105. Propagation path distortion compensation
circuit 105 performs a channel estimation by carrying
25 out a complex multiplication of pilot symbols included
in the reception OFDM signal with known signals. In this
way, a first channel estimation value (initial value)
is obtained.

09030991.050301
T0E050" T660E060

On the other hand, propagation path distortion compensation circuit 105 successively performs propagation distortion compensation of information OFDM symbols using the first channel estimation value for every OFDM symbol. The information OFDM symbols compensated for propagation distortion are successively sent to error correction circuit 106 and errors are corrected in error correction circuit 106. Error correction circuit 106 outputs an information bit string, which has been subjected to error correction in coding units. This information bit string is sent to error detection circuit 107 and this information bit string is subjected to error detection in error detection circuit 107. Then, the information bit string after error detection is output as reception data from error detection circuit 107.

The information bit string after error correction is periodically sent to re-coding circuit 108. Re-coding circuit 108 performs re-coding processing, re-modulation processing and rearrangement processing on the error-corrected information bit string. This error-corrected and re-coded information bit string is sent to propagation path distortion compensation circuit 105. Propagation path distortion compensation circuit 105 uses this re-coded information bit string as a known signal. That is, propagation path distortion compensation circuit 105 performs channel estimation by carrying out a complex multiplication of this re-coded

information bit string with an FFT-calculated signal to obtain a channel estimation value. Then, propagation path distortion compensation circuit 105 updates the first channel estimation value using this channel
5 estimation value.

Here, to make the estimation accuracy of channel estimation values compatible with the trackability to time-variations of the channel estimation values, it is also possible to update the channel estimation values using past channel estimation values. In this case, too,
10 the reception OFDM signal input to propagation path distortion compensation circuit 105 is already compensated for the residual phase error component with a relatively large amount of time variation, and
15 therefore it is possible to adaptively estimate/compensate phase errors and phase noise with a relatively small amount of time variation generated by variations of the propagation path characteristic with high accuracy.

20 On the other hand, the transmission data for every subcarrier is digital-modulated according to a modulation system such as QPSK (Quadrature Phase Shift Keying) and QAM (Quadrature Amplitude Modulation) and then input to IFFT (Inverse Fast Fourier Transform)
25 circuit 109. Then, the transmission signal input to IFFT circuit 109 is subjected to an IFFT calculation by IFFT circuit 109 and transformed to an OFDM signal. This OFDM signal is sent to radio transmission circuit 110,

D/A-converted, subjected to predetermined radio processing and then transmitted via antenna 101.

Then, the configuration and operation of the residual phase error compensation circuit will be explained using FIG.4 and FIG.5. FIG.4 is a block diagram showing an internal configuration of the residual phase error compensation circuit shown in FIG.3. FIG.5 is a block diagram showing an internal configuration of the phase error calculation circuit shown in FIG.4.

The residual phase error compensation circuit shown in FIG.4 is a circuit that estimates/compensates a residual phase error using a plurality of pilot symbols consecutively transmitted. Furthermore, the symbol configuration used for OFDM communication in this embodiment is as shown in FIG.6. That is, a preamble other than a pilot symbol is followed by a plurality of channel estimation pilot symbols, which are known signals, and this plurality of pilot symbols is followed by information OFDM symbols.

The first pilot symbol of the FFT-processed reception OFDM signal is input to delayer 202, complex multiplier 203 and phase error calculation circuit 204 under the connection/disconnection control of switch 201. The second pilot symbol is also input in the same way. Then, complex multiplier 203 performs differential detection by carrying out a complex multiplication of the first pilot symbol with the second pilot symbol. In

the case where n pilot symbols are sent, differential detection is performed between the i th and $(i-1)$ th pilot symbols. The signal subjected to differential detection indicates a phase difference between two consecutive pilot symbols.

Complex multiplier 203 is set so that differential detection is performed over such a period of time that time variations of the propagation path characteristic are negligible. Therefore, the signal output from complex multiplier 203 only includes a residual phase error component. Then, this signal containing only the residual phase error component is input to phase error calculation circuit 204.

Phase error calculation circuit 204 calculates a residual phase error with high estimation accuracy using the residual phase error of each subcarrier calculated by differential detection. Here, phase error calculation circuit 204 is provided after complex multiplier 203 for the following reason. That is, the residual phase error of each subcarrier calculated by differential detection using pilot symbols and pilot carriers includes additive noise. Thus, using the residual phase error of each subcarrier alone deteriorates the estimation accuracy of residual phase errors. Therefore, phase error calculation circuit 204 is provided after complex multiplier 203 to suppress the noise component using a plurality of residual phase errors calculated from pilot symbols or pilot carriers

and calculate residual phase errors with higher estimation accuracy.

Phase error calculation circuit 204 has an internal configuration as shown in FIG.5, for example. Phase error calculation circuit 204 adds up all differential detection outputs of each pilot carrier output from complex multiplier 203 through total reception pilot carrier adder 301 and total reception pilot carrier adder 302 for the in-phase components (I components) and quadrature components (Q components) separately.

On the other hand, sum-of-square circuit 303 calculates a power value (I^2+Q^2) of each pilot carrier and total reception pilot carrier adder 304 adds up all power values of each pilot carrier.

Then, divider 305 and divider 306 normalize (setting the amplitude to 1) the added differential detection output by dividing the added differential detection output by the power addition value.

Adopting a configuration of phase error calculation circuit 204 as shown in FIG.5 can average residual phase errors obtained from a plurality of pilot carriers and increase S/N. This allows more accurate estimations of residual phase errors.

By the way, the configuration of phase error calculation circuit 204 is not limited to the configuration above. That is, phase error calculation circuit 204 can adopt any configuration if it can at least increase S/N by suppressing the noise component. For

example, phase error calculation circuit 204 can adopt
1) a configuration to improve S/N by an equal-gain
combining, 2) a configuration to improve S/N by a
maximal-ratio combining, 3) a configuration to improve
5 S/N by performing averaging or an equal-gain combinig
or maximal-ratio combining using a pilot carrier or pilot
symbol carrier exceeding a predetermined threshold, and
4) a configuration using a phase error by a carrier with
greatest reception power. All the configurations above
10 are intended to improve S/N of phase error estimation
results.

Furthermore, when two or more pilot symbols are used,
phase error calculation circuit 204 averages calculation
results and can thereby accurately estimate phase errors
15 with the noise component further suppressed.

The output signal from phase error calculation
circuit 204 is temporarily stored in memory 205 and then
input to complex multiplier 206. In complex multiplier
206, the residual phase error calculated this time is
20 newly accumulated through a complex multiplication to
the residual phase error accumulated in memory 207 by
a point in time 1 symbol ahead. Then, a newly accumulated
value of the residual phase error is stored in memory
207.

25 The accumulated value of residual phase error is
output to complex multiplier 209 at certain intervals
under the connection/disconnection control of switch 208.
Then, complex multiplier 209 carries out a complex

5 compensated for the residual phase error is sent to
propagation path distortion compensation circuit 105.

10 estimate/compensate residual phase errors using a pilot
carrier inserted between information OFDM symbols.

20 performed.

25 calculated estimation value of the residual phase error
is stored in memory 205.

The estimation value of the residual phase error stored in memory 205 is input to complex multiplier 206

and subjected to a complex multiplication with the past accumulated residual phase error stored in memory 207. In this way, the residual phase error corresponding to 1 OFDM symbol is stored in memory 207. Then, complex multiplier 209 carries out a complex multiplication of the output signal of FFT circuit 103 with the accumulated value of the residual phase error. This compensates the reception OFDM signal for the residual phase error. The reception OFDM signal compensated for the residual phase error is sent to propagation path distortion compensation circuit 105.

Thus, this embodiment accurately estimates/compensates a residual phase error generated by a synchronization shift of the carrier frequency and then performs a channel estimation and distortion compensation. For this reason, according to this embodiment, it is only necessary to follow a variation of the propagation path characteristic for a channel estimation or propagation distortion compensation even if there is a large residual phase error. Thus, this embodiment can perform coherent detection with an excellent reception characteristic even in the presence of a residual phase error.

(Embodiment 2)

The OFDM communication apparatus according to this embodiment differs from the OFDM communication apparatus according to Embodiment 1 in that residual phase errors

are estimated/compensated for a time series signal before the FFT processing.

FIG.8 is a block diagram showing a configuration of the OFDM communication apparatus according to Embodiment 2. The same parts in the configuration in FIG.8 as those in FIG.3 are assigned the same reference numerals as those in FIG.3 and detailed explanations thereof are omitted.

Residual phase error compensation circuit 601 estimates/compensates residual phase errors for an OFDM signal output from radio reception circuit 102. Residual phase error compensation circuit 601 adopts a configuration shown in FIG.9. FIG.9 is a block diagram showing an internal configuration of the residual phase error compensation circuit shown in FIG.8.

A time series signal output from radio reception circuit 102 is input to delayer 701 and complex multiplier 702. Then, complex multiplier 702 performs differential detection by carrying out a complex multiplication on a plurality of pilot symbols consecutively transmitted. The signal subjected to differential detection is input to accumulator 703.

Here, suppose the number of FFT inputs/outputs is N , the reception pilot symbol is $R(mT, n)$, T is 1-OFDM symbol time, $m=0, 1, 2, \dots$, and $n=1, 2, \dots, N$. Then, the output after the processing by complex multiplier 702 and accumulator 703 is expressed as shown in expression (1) below:

estimation or propagation distortion compensation even if there is a large residual phase error. Thus, this embodiment can perform coherent detection with an excellent reception characteristic even in the presence
5 of a residual phase error.

(Embodiment 3)

The OFDM communication apparatus according to this embodiment differs from the OFDM communication apparatus
10 according to Embodiment 1 in that the residual phase error compensation circuit compensates residual phase errors using a value obtained by averaging estimation values of the residual phase errors corresponding to a plurality of symbols.

15 The configuration of the OFDM communication apparatus according to this embodiment is the same as that of Embodiment 1 except the residual phase error compensation circuit, and therefore this embodiment will only explain the residual phase error compensation
20 circuit.

FIG.10 is a block diagram showing an internal configuration of the residual phase error compensation circuit of the OFDM communication apparatus according to Embodiment 3. The same parts in the configuration in
25 FIG.10 as those in FIG.4 are assigned the same reference numerals as those in FIG.4 and detailed explanations thereof are omitted.

The signal subjected to differential detection is

input to phase error calculation circuit 204. Then,
 phase error calculation circuit 204 calculates an
 estimation value of a residual phase error. The
 calculated estimation value of the residual phase error
 5 is output to averaging circuit 801 and switch 802.

Averaging circuit 801 calculates an average value
 of estimation values of residual phase errors
 corresponding to a plurality of OFDM symbols. Here, the
 number of symbols "n" used for averaging is set to a value
 10 sufficiently small with respect to the amount of time
 variation of the propagation path characteristic so that
 the time variation component of the propagation path
 characteristic of pilot carriers is not included in the
 residual phase error estimation values.

15 The averaged residual phase error estimation value
 is temporarily stored in memory 803 and then output to
 switch 802. By the way, the method of averaging
 processing carried out by averaging circuit 801 is not
 specially limited if the method of averaging processing
 20 can at least reduce estimation errors due to additive
 noise.

Switch 802 switches between the output from phase
 error calculation circuit 204 and the output of memory
 803 to be input to complex multiplier 206. Switch 802
 25 changes the input to complex multiplier 206 so that the
 output of phase error calculation circuit 204 (that is,
 estimation values of non-averaged residual phase errors)
 is directly used for a period of time corresponding to

n symbols until the averaging processing is completed and the output of memory 803 (that is, estimation values of averaged residual phase errors) is used after the averaging processing is completed, thereby reducing a
 5 processing delay in the residual phase error estimation/compensation processing generated by the averaging processing.

In a period of time required for averaging n symbols, it is also possible to estimate/compensate residual
 10 phase errors by successively using the averaged values at that point in time. That is, it is also possible to use an average value from the 1st to ith symbol for the ith ($1 < i < n$) symbol.

The residual phase error estimation value selected
 15 by switch 802 is input to complex multiplier 206.

Thus, according to this embodiment, the residual phase error compensation circuit compensates residual phase errors using an average value of residual phase errors estimated by pilot symbols of 2 or more symbols,
 20 or pilot carriers of 2 or more symbols, and can therefore perform detection processing with an excellent reception characteristic even in the presence of a residual phase error and at the same time reduce errors of residual phase error estimation value (that is, estimation errors) due
 25 to additive noise.

(Embodiment 4)

The OFDM communication apparatus according to this

embodiment differs from the OFDM communication apparatus according to Embodiment 1 in that the residual phase error compensation circuit performs a residual phase error estimation by pilot symbols in combination with
5 a residual phase error estimation by pilot carriers, and compensates residual phase errors using the residual phase error estimation values calculated by both estimations.

The configuration of the OFDM communication
10 apparatus according to this embodiment is the same as that of Embodiment 1 except the residual phase error compensation circuit, and therefore this embodiment will only explain the residual phase error compensation circuit.

15 FIG.11 is a block diagram showing an internal configuration of the residual phase error compensation circuit of the OFDM communication apparatus according to Embodiment 4. The same parts in the configuration in FIG.11 as those in FIG.4 are assigned the same reference
20 numerals as those in FIG.4 and detailed explanations thereof are omitted.

The residual phase error compensation circuit shown in FIG.11 is a combination of the residual phase error compensation circuit using pilot symbols in
25 Embodiment 1 and the residual phase error compensation circuit using pilot carriers in Embodiment 1.

In FIG.11, phase error calculation circuit 1 calculates a residual phase error estimation value using

the differential detection result of a pilot symbol first. This calculated residual phase error estimation value is output to switch 901 and switch 902. At this time, switch 901 is set so that the residual phase error

5 estimation value calculated from phase error calculation circuit 1 is stored in memory 205 and switch 902 is set so that the residual phase error estimation value calculated from phase error calculation circuit 1 is input to complex multiplier 206.

10 For information OFDM symbols following a pilot symbol, phase error calculation circuit 2 calculates a residual phase error estimation value using the differential detection result of a pilot carrier. By the way, phase error calculation circuit 1 and phase error

15 calculation circuit 2 adopt the same configuration as that of phase error calculation circuit 204 in Embodiment 1.

Multiplier 903 assigns a weight to the residual phase error estimation value calculated from a pilot

20 symbol stored in memory 205. On the other hand, multiplier 904 assigns a weight to the residual phase error estimation value calculated from a pilot carrier. Then, these weighted residual phase error estimation values are added up by adder 905. Therefore, the output

25 of adder 905 is expressed as shown in expression (2) below:

Output of adder 905

= $W \times (\text{residual phase error estimation value})$

calculated from pilot carrier)

$$+(1-W) \times (\text{immediately preceding residual phase error estimation value}) \cdots (2)$$

where, W denotes a weighting factor and is given
 5 by factor selection section 906. Factor selection section 906 selects preset weighting factors according to a control signal based on quality information such as channel quality. By the way, a same weighting factor can also be used in all cases.

10 The addition result in adder 905 is output to memory 205 and complex multiplier 206. At this time, switch 901 is set so that the addition result is stored in memory 205 and switch 902 is set so that the addition result is input to complex multiplier 206.

15 Thus, according to this embodiment, the residual phase error compensation circuit performs a residual phase error estimation by pilot symbols in combination with a residual phase error estimation by pilot carriers, and compensates residual phase errors using the residual
 20 phase error estimation values calculated by both estimations and can thereby perform detection processing with an excellent reception characteristic even in the presence of a residual phase error and estimate residual phase errors with extremely high accuracy.

25

(Embodiment 5)

The OFDM communication apparatus according to this embodiment differs from the OFDM communication apparatus

09030991.050304
T06050 T66050360

according to Embodiment 4 in that the residual phase error compensation circuit performs a residual phase error estimation using a value obtained by averaging residual phase error estimation values corresponding to a plurality of symbols.

The configuration of the OFDM communication apparatus according to this embodiment is the same as that of Embodiment 4 except the residual phase error compensation circuit, and therefore this embodiment will only explain the residual phase error compensation circuit.

FIG.12 is a block diagram showing an internal configuration of the residual phase error compensation circuit of the OFDM communication apparatus according to Embodiment 5. The same parts in the configuration in FIG.12 as those in FIG.11 are assigned the same reference numerals as those in FIG.11 and detailed explanations thereof are omitted.

A residual phase error estimation value calculated by phase error calculation circuit 2 is output to averaging circuit 1001.

Averaging circuit 1001 calculates an average value of residual phase error estimation values corresponding to a plurality of OFDM symbols. Here, the number of symbols "n" used for averaging is set to a value sufficiently small with respect to the amount of time variation of the propagation path characteristic so that the time variation component of the propagation path

characteristic of pilot carriers is not included in the residual phase error estimation values. The averaged residual phase error estimation value is temporarily stored in memory 1002 and then output to multiplier 904.

- 5 By the way, the method of averaging processing carried out by averaging circuit 1001 is not specially limited if it can at least reduce estimation errors due to additive noise.

Multiplier 903 assigns a weight to the residual
10 phase error estimation value stored in memory 205. On the other hand, multiplier 904 assigns a weight to the averaged residual phase error estimation value. Then, these weighted residual phase error estimation values are added up by adder 905.

- 15 As shown above, according to this embodiment, the residual phase error compensation circuit compensates a residual phase error using a value obtained by averaging residual phase error estimation values corresponding to a plurality of symbols, and can thereby
20 perform detection processing with an excellent reception characteristic even in the presence of a residual phase error and estimate residual phase errors with extremely high accuracy. This embodiment can also reduce errors of residual phase error estimation value (that is,
25 estimation errors) due to additive noise.

(Embodiment 6)

The OFDM communication apparatus according to this

embodiment differs from the OFDM communication apparatus according to Embodiment 1 in that FFT processing and a residual phase error estimation are carried out simultaneously.

5 FIG.13 is a block diagram showing a configuration of the OFDM communication apparatus according to Embodiment 6 of the present invention. The same parts in the configuration in FIG.13 as those in FIG.3 are assigned the same reference numerals as those in FIG.3
10 and detailed explanations thereof are omitted.

A time series signal output from radio reception circuit 102 is input to FFT circuit 103 and residual phase error estimation circuit 1101 simultaneously. That is, while FFT circuit 103 is performing FFT processing on
15 this time series signal, residual phase error estimation circuit 1101 estimates residual phase errors simultaneously.

Residual phase error estimation circuit 1101 adopts a configuration as shown in FIG.14. FIG.14 is a
20 block diagram showing an internal configuration of the residual phase error estimation circuit shown in FIG.13.

A time series signal output from radio reception circuit 102 is input to delayer 1201 and complex multiplier 1202. Then, complex multiplier 1202
25 performs differential detection by carrying out a complex multiplication on a plurality of pilot symbols consecutively transmitted. The signal subjected to differential detection is input to accumulator 1203.

Here, suppose the number of FFT inputs/outputs is N, the reception pilot symbol is $R(mT, n)$, T is 1-OFDM symbol time, $m=0, 1, 2, \dots$, and $n=1, 2, \dots, N$. Then, the output after the processing by complex multiplier 1202 and accumulator 1203 is expressed as shown in expression (3) below:

$$\sum_{n=1}^N R(mT, n) R((m-1)T, n) \quad \dots (3)$$

Then, the processing result shown in expression (3) above is normalized by normalization circuit 1204 so that the amplitude is set to 1 and thereby a residual phase error estimation value during a 1-OFDM symbol section is calculated and the calculated residual phase error estimation value is stored in memory 1205. Then, complex multiplier 1102 carries out a complex multiplication of the output signal from FFT circuit 103 with the residual phase error estimation value, thereby compensating the residual phase error of the reception OFDM signal.

Thus, this embodiment performs FFT processing and a residual phase error estimation simultaneously and can thereby perform detection processing with an excellent reception characteristic even in the presence of a residual phase error and shorten the time required to estimate/compensate for residual phase errors for a reception signal.

(Embodiment 7)

The OFDM communication apparatus according to this

embodiment differs from the OFDM communication apparatus according to Embodiment 1 in that a channel estimation and propagation distortion compensation are followed by a phase noise estimation/compensation.

5 The OFDM communication apparatus according to this embodiment adopts a configuration with a phase noise compensation circuit provided after the propagation path distortion compensation circuit of the OFDM communication apparatus according to Embodiment 1.

10 FIG.15 is a block diagram showing a configuration of the OFDM communication apparatus according to Embodiment 7. The same parts in the configuration in FIG.15 as those in FIG.3 are assigned the same reference numerals as those in FIG.3 and detailed explanations thereof are
15 omitted.

 In residual phase error estimation compensation circuit 104, when a residual phase error estimation value of pilot symbols or an average value of these estimation values corresponding to a plurality of symbols is used,
20 a phase error component by phase noise is not included in the residual phase error. Moreover, once propagation path distortion compensation circuit 105 performs a channel estimation, it compensates for propagation distortion with the same channel estimation value until
25 the next channel estimation is performed, and therefore it is difficult to follow phase noise that varies from one symbol to another except in the case of carrying out batch demodulation. Therefore, this embodiment is

intended to solve this difficulty by providing phase noise compensation circuit 1301 after propagation path distortion compensation circuit 105.

FIG.16 is a block diagram showing an internal configuration of phase noise compensation circuit 1301 shown in FIG.15. In FIG.16, selector 1401 extracts a pilot carrier from the reception OFDM signal output from propagation path distortion compensation circuit 105. The pilot carrier is input to complex multiplier 1402 and signals other than the pilot carrier are input to complex multiplier 1404.

The reception pilot carrier input to complex multiplier 1402 is subjected to a complex multiplication with the same pilot carrier signal as the transmission pilot carrier. In this way, a phase error is calculated for every pilot carrier. The phase error calculated from each pilot carrier is input to phase error calculation circuit 1403. Then, phase error calculation circuit 1403 performs processing such as an equal-gain combining or a maximal-ratio combining on each phase error, and can thereby calculate more accurate phase errors. Then, complex multiplier 1404 performs a complex multiplication of the phase error calculated by phase error calculation circuit 1403 with an information carrier, thus compensating the information carrier for phase noise.

As shown above, this embodiment estimates/compensates phase noise after performing a

channel estimation and propagation distortion compensation, and can thereby perform detection processing with an excellent reception characteristic even in the presence of a residual phase error and
5 compensate for phase noise, which escapes from being compensated through a residual phase error compensation or propagation distortion compensation.

(Embodiment 8)

10 The OFDM communication apparatus according to this embodiment differs from the OFDM communication apparatus according to Embodiment 7 in that this embodiment selects whether a residual phase error and phase noise are estimated/compensated or not according to the length of
15 reception information and the amount of phase noise.

FIG.17 is a block diagram showing a configuration of the OFDM communication apparatus according to Embodiment 8. The same parts in the configuration in FIG.17 as those in FIG.15 are assigned the same reference
20 numerals as those in FIG.15 and detailed explanations thereof are omitted.

In FIG.17, in the case where consecutively received symbols are short, switch 1501 is set so that FFT circuit 103 is directly connected to propagation path distortion
25 compensation circuit 105 and switch 1502 is set so that propagation path distortion compensation circuit 105 is connected to error correction circuit 106 via phase noise compensation circuit 1301. That is, when the reception

information is short, phase noise is estimated/compensated through coherent detection in the subsequent stage, whereas a residual phase error is not estimated/compensated through differential detection in the preceding stage.

When received symbols are short, this connection state is set for the following reasons. That is, when received symbols are short, a frequency offset can be sufficiently compensated through carrier frequency offset compensation by a preamble and the residual phase error is reduced sufficiently, and therefore it is not necessary to estimate/compensate the residual phase error before a channel estimation and propagation distortion compensation.

It is also possible to estimate/compensate the residual phase error and phase noise before a channel estimation and propagation distortion compensation through residual phase error compensation circuit 104 using differential detection. However, when received symbols are short, the amount of time variation of phase error is small, and therefore it is possible to estimate/compensate phase noise more accurately by phase noise compensation circuit 1301 using coherent detection.

On the other hand, when received symbols are long and phase noise is within a negligible range, switch 1501 is set so that FFT circuit 103 is connected to propagation path distortion compensation circuit 105 via residual

phase error estimation compensation circuit 104 and switch 1502 is set so that propagation path distortion compensation circuit 105 is directly connected to error correction circuit 106.

5 When received symbols are long and phase noise is not negligible, switch 1501 is set so that FFT circuit 103 is connected to propagation path distortion compensation circuit 105 via residual phase error compensation circuit 104 and switch 1502 is set so that
10 propagation path distortion compensation circuit 105 is connected to error correction circuit 106 via phase noise compensation circuit 1301.

By the way, it is also possible to adopt a configuration that allows switching of switch 1501 and
15 switch 1502 to be controlled based on control information indicating the length of symbols received via a channel other than a communication channel.

As shown above, this embodiment selects whether a residual phase error and phase noise are
20 estimated/compensated or not according to the length of reception information and the amount of phase noise, and can thereby perform detection processing with an excellent reception characteristic and always perform optimal coherent detection with the least wasted
25 processing according to the length of reception information and amount of phase noise.

By the way, Embodiments 1 to 8 above adopt configurations that adaptively perform channel

estimations by re-coding an error-corrected reception signal and using the error-corrected re-coded reception signal as a known signal. However, Embodiments 1 to 8 above can also be configured so as to carry out a hard
5 decision on signals before error correction and use the hard-decided signal as a known signal to adaptively perform channel estimations.

Furthermore, the present invention is not limited to Embodiments 1 to 8 above, but can be implemented with
10 various modifications. For example, the present invention can be implemented by combining Embodiments 1 to 8 with one another as appropriate.

As explained above, the present invention can improve a reception characteristic by adaptively
15 following time variations of a propagation path characteristic without reducing the transmission efficiency even when there are great time variations of the propagation path characteristic, and even when there are residual phase errors, further improve the reception
20 characteristic by adaptively following time variations of the residual phase errors without reducing the transmission efficiency.

This application is based on the Japanese Patent
25 Application No.HEI 11-258912 filed on September 13, 1999, entire content of which is expressly incorporated by reference herein.

Industrial Applicability

The present invention is applicable to a base station apparatus used in a radio communication system and a communication terminal apparatus such as a mobile
5 station that carries out radio communication with this base station apparatus.

09330991.050301
TDE050 T660E060

symbols.

4. The OFDM communication apparatus according to claim
1, wherein the residual phase error compensator finds
5 an average value of residual phase errors and uses the
average value as the estimation value of the residual
phase error.

5. The OFDM communication apparatus according to claim
10 1, wherein the residual phase error compensator assigns
weights to a first residual phase error obtained using
a pilot symbol and a second residual phase error obtained
using a pilot carrier respectively and uses a value
obtained by adding up the weighted first residual phase
15 error and the weighted second residual phase error as
the estimation value of the residual phase error.

6. The OFDM communication apparatus according to claim
5, wherein the residual phase error compensator finds
20 an average value of the second residual phase error and
assigns a weight to the average value.

7. The OFDM communication apparatus according to claim
1, further comprising a phase noise compensator that
25 estimates and compensates phase noise that escapes from
being compensated by the residual phase error
compensator and the propagation distortion compensator,
through coherent detection using known signals.

8. The OFDM communication apparatus according to claim
7 that switches the state of connection between the
residual phase error compensator and propagation
5 distortion compensator and the state of connection
between the propagation distortion compensator and phase
noise compensator.

9. A communication terminal apparatus equipped with an
10 OFDM communication apparatus, the OFDM communication
apparatus comprising:

a residual phase error compensator that estimates
and compensates for a residual phase error of information
symbols included in an OFDM signal; and

15 a propagation distortion compensator that
compensates for propagation distortion of the
information symbols compensated for the residual phase
error by the residual phase error compensator, wherein
the propagation distortion compensator compensates for
20 propagation distortion of the information symbols
compensated for the residual phase error through a
channel estimation value estimated using the information
symbols before and after being compensated for
propagation distortion.

25

10. A base station apparatus equipped with an OFDM
communication apparatus, the OFDM communication
apparatus comprising:

a residual phase error compensator that estimates and compensates for a residual phase error of information symbols included in an OFDM signal; and

a propagation distortion compensator that
5 compensates for propagation distortion of the information symbols compensated for the residual phase error by the residual phase error compensator, wherein the propagation distortion compensator compensates for propagation distortion of the information symbols
10 compensated for the residual phase error through a channel estimation value estimated using the information symbols before and after being compensated for propagation distortion.

11. A detection method comprising:

a residual phase error compensating step of estimating and compensating for a residual phase error of information symbols included in an OFDM signal; and
a propagation distortion compensating step of
20 compensating for propagation distortion of the information symbols compensated for the residual phase error by the residual phase error compensator, wherein the propagation distortion compensating step compensates for propagation distortion of the
25 information symbols compensated for the residual phase error through a channel estimation value estimated using the information symbols before and after being compensated for propagation distortion.

ABSTRACT

Residual phase error compensation circuit 104 performs differential detection between pilot symbols included in an OFDM signal to compensate for residual
5 phase errors of the OFDM signal and then propagation distortion compensation circuit 105 compensates for propagation distortion of the OFDM signal using the re-coded signal as a known signal.

T06050" T660E860
09830991.050901




FIG. 1

2 / 1 7




FIG. 2

3 / 1 7




FIG. 3

4 / 17


TO PROPAGATION DISTORTION
COMPENSATION CIRCUIT 105

FIG. 4

5 / 1 7




FIG. 5

6 / 1 7




FIG. 6

7 / 17




FIG. 7




FIG. 8




FIG. 9

10/17





FIG. 10



FIG. 11



13/17




FIG. 13

14 / 17




FIG. 14

15/17




FIG. 15




FIG. 16




FIG. 17

APPLICATION FOR UNITED STATES PATENT

Declaration for Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on

the invention entitled: OFDM COMMUNICATION APPARATUS AND DETECTION METHOD

the specification of which

2 (file no _____)

(check at least one)

3 ☒ is attached hereto

4 ☐ was filed on _____ as (5) U.S. Application Serial No. _____

6 ☐ and was amended _____
(if applicable)

Use this portion only if you are entering the U.S. National phase based on a PCT International Application designating the U.S.	7 <input checked="" type="checkbox"/>	was filed as PCT international application		
	8	Number	<u>PCT/JP00/006243</u>	
	9	on	<u>September 13, 2000</u>	
	10	and was amended under PCT Article(s) 19 and/or 34 on _____ (if applicable).		
	11	priority date claimed in PCT International Application		
		<u>JAPAN</u>	<u>JP11-258912</u>	<u>13/September/1999</u>
		(Country)	(Number)	(Day/Month/Year Filed)
		_____	_____	_____
		(Country)	(Number)	(Day/Month/Year Filed)
		_____	_____	_____
		(Country)	(Number)	(Day/Month/Year Filed)

I hereby declare that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended, by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me which is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application (s) for patent or inventor's certificate listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date earlier than that of the application(s) on which priority is claimed.

Prior (Foreign) Application(s) any Priority Claims Under 35 U.S.C. 119			Priority Claimed	
12a	(Country)	(Number)	(Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No
	(Country)	(Number)	(Day/Month/Year Filed)	<input type="checkbox"/> Yes <input type="checkbox"/> No
Priority Claim(s) from U.S. Provisional Application(s) – I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below:				

12b	Application No.	Day/Month/Year Filed	Application No.	Day/Month/Year Filed

Do not use this portion to identify a PCT application if the parent application is the U.S. National phase of the PCT application	I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) or PCT international application(s) designating the United States of America that is/are listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the manner provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between filing date of the prior application and the national or PCT international filing date of this application.		
	13	(U.S. Application Number)	(U.S. Filing Date)

I hereby appoint the following attorneys of the firm of Stevens, Davis, Miller & Mosher, L.L.P. as my attorneys of record with full power of substitution and revocation to prosecute this application and to transact all business in the Patent and Trademark Office:

James E. Ledbetter, Reg. No. 28732; Thomas P. Pavelko, Reg. No. 31689; and Anthony P. Venturino, Reg. No. 31674.

**ALL CORRESPONDENCE IN CONNECTION WITH THIS APPLICATION SHOULD BE SENT TO
STEVENS, DAVIS, MILLER & MOSHER, L.L.P., 1615 L Street, N.W., Suite 850, Washington, D.C. 20036,
TELEPHONE (202) 408-5100, FACSIMILE (202) 408-5200.**

See page 2 for signature lines

STEVENS, DAVIS, MILLER & MOSHER, L.L.P.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

PAGE 2 OF U.S.A. DECLARATION FORM

14a	Typewritten Full Name of Sole or First Inventor	<u>Daichi</u>	<u></u>	<u>IMAMURA</u>
		Given Name	Middle Name	Family Name
15a	Inventor's Signature	<u>Daichi</u>	<u></u>	<u>Imamura</u>
16a	Date of Signature	<u>April</u>	<u>4</u>	<u>2001</u>
		Month	Day	Year
17a	Residence	<u>Yokosuka-shi</u>	<u>Kanagawa</u>	<u>JAPAN</u>
		City	State or Province	Country
18a	Citizenship	<u>JAPAN</u>		
19a	Post Office Address (Insert complete mailing address, including country)	<u>6-2-401, Hikari no Oka,</u> <u>Yokosuka-shi, Kanagawa 239-0847 JAPAN</u>		
14b	Typewritten Full Name of Sole or First Inventor	<u></u>	<u></u>	<u></u>
		Given Name	Middle Name	Family Name
15b	Inventor's Signature	<u></u>	<u></u>	<u></u>
16b	Date of Signature	<u></u>	<u></u>	<u></u>
		Month	Day	Year
17b	Residence	<u></u>	<u></u>	<u></u>
		City	State or Province	Country
18b	Citizenship	<u></u>		
19b	Post Office Address (Insert complete mailing address, including country)	<u></u>		
14c	Typewritten Full Name of Sole or First Inventor	<u></u>	<u></u>	<u></u>
		Given Name	Middle Name	Family Name
15c	Inventor's Signature	<u></u>	<u></u>	<u></u>
16c	Date of Signature	<u></u>	<u></u>	<u></u>
		Month	Day	Year
17c	Residence	<u></u>	<u></u>	<u></u>
		City	State or Province	Country
18c	Citizenship	<u></u>		
19c	Post Office Address (Insert complete mailing address, including country)	<u></u>		
14d	Typewritten Full Name of Sole or First Inventor	<u></u>	<u></u>	<u></u>
		Given Name	Middle Name	Family Name
15d	Inventor's Signature	<u></u>	<u></u>	<u></u>
16d	Date of Signature	<u></u>	<u></u>	<u></u>
		Month	Day	Year
17d	Residence	<u></u>	<u></u>	<u></u>
		City	State or Province	Country
18d	Citizenship	<u></u>		
19d	Post Office Address (Insert complete mailing address, including country)	<u></u>		

*Note to Inventor: Please sign name on line 15 exactly as it appears in line 14 and insert the actual date of signing on line 16. If there are more than four inventors, please add a copy of this page for identification and signatures for the additional inventors.